Journals
Publish with us
Publishing partnerships
About us
Blog
International Journal of Reconfigurable Computing
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
International Journal of Reconfigurable Computing
/
2009
/
Article
/
Fig 19
/
Research Article
A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications
Figure 19
Circuit structure for parallel computation of 16- and 9-point DFTs.
