A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications

<table>Interfaces between the MU, AU, and CU blocks.</table>

International Journal of Reconfigurable Computing

Figure 9: A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications 