- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
International Journal of Reconfigurable Computing
Volume 2009 (2009), Article ID 529512, 14 pages
A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications
1Terrestrial Wireless Systems, Communications Research Centre, 3701 Carling Avenue, BOX 11490, Station H, Ottawa, ON, Canada K2H 8S2
2Department of Electronics, Carleton University, 1125 Colonel By Drive, Ottawa, ON, Canada K1S 5B6
Received 26 November 2008; Accepted 23 June 2009
Academic Editor: Neil Bergmann
Copyright © 2009 H. Ho et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
- ETSI, “Digital Video Broadcasting (DVB); Framing Structure, Channel Coding and Modulation for Digital Terrestrial Television,” EN 300 744 v1.5.1, 2004.
- ETSI, “Radio Broadcasting Systems; Digital Audio Broadcasting (DAB) to Mobile, Portable and Fixed Receivers,” EN 300 401 v1.4.1, 2006.
- IEEE STD 802.11a, “High-Speed Physical Layer in 5 GHz Band,” 1999, http://ieee802.org.
- WPAN Working Group, http://grouper.ieee.org/groups/802/15.
- ETSI, “Broadband Radio Access Networks (BRAN); HIPERLAN Type 2 Physical (PHY) layer,” TS 101 475 v1.1.1, April 2000.
- Z. Yang, Y. Hu, C. Pan, and L. Yang, “Design of a 3780-point IFFT processor for TDS-OFDM,” IEEE Transactions on Broadcasting, vol. 48, no. 1, pp. 57–61, 2002.
- P. P. Vaidyanathan, “Multirate digital filters, filter banks, polyphase networks, and applications: a tutorial,” Proceedings of the IEEE, vol. 78, no. 1, pp. 56–93, 1990.
- N. J. Fliege, Multirate Digital Signal Processing, John Wiley & Sons, New York, NY, USA, 1994.
- M. Abo-Zahhad, “Current state and future directions of multirate filter banks and their applications,” Digital Signal Processing, vol. 13, no. 3, pp. 495–518, 2003.
- M. Re, A. Del Re, and G. Cardarilli, “Efficient implementation of a demultiplexer based on a multirate filter bank for the skyplex satellites DVB system,” Journal of VLSI Design, vol. 15, no. 1, pp. 427–440, 2002.
- O. Gerek and A. Cetin, “Adaptive polyphase subband decomposition structures for image compression,” IEEE Transactions on Image Processing, vol. 9, no. 10, pp. 1649–1660, 2000.
- A. Mehrnia and B. Daneshrad, “A low-complexity multirate channel selector transmit filter bank with reconfigurable bandwidth,” in Proceedings of the IEEE Aerospace Conference, pp. 1739–1749, March 2005.
- S. Ramanathan, S. K. Nandy, and V. Visvanathan, “Reconfigurable filter coprocessor architecture for DSP applications,” Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol. 26, no. 3, pp. 333–359, November 2000.
- Software Defined Radio Forum, http://www. sdrforum.org.
- C.-H. Chang, C.-L. Chang, and Y.-L. Chang, “Efficient VLSI architectures for fast computation of the discrete Fourier transform and its inverse,” IEEE Transactions on Signal Processing, vol. 48, no. 11, pp. 3206–3216, 2000.
- W.-C. Yeh and C.-W. Jen, “High-speed and low-power split-radix FFT,” IEEE Transactions on Signal Processing, vol. 51, no. 3, pp. 864–874, 2003.
- K. Maharatna, E. Grass, and U. Jagdhold, “A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM,” IEEE Journal of Solid-State Circuits, vol. 39, no. 3, pp. 484–493, 2004.
- S. He and M. Torkelson, “Design and implementation of a 1024-point pipeline FFT processor,” in Proceedings of the Custom Integrated Circuits Conference, pp. 131–134, 1998.
- K. Sapiecha and R. Jarocki, “Modular architecture for high performance implementation of the FFT algorithm,” IEEE Transactions on Computers, vol. 39, no. 12, pp. 1464–1468, December 1990.
- G. Bongiovanni, “Two VLSI structures for the discrete Fourier transform,” IEEE Transactions on Computers, vol. 32, no. 8, pp. 750–754, 1983.
- J. G. Nash, “Computationally efficient systolic architecture for computing the discrete Fourier transform,” IEEE Transactions on Signal Processing, vol. 53, no. 12, pp. 4640–4651, 2005.
- S. Peng, I. Sedukhin, and S. Sedukhin, “Design of array processors for 2-d discrete Fourier transform,” IEICE Transactions on Information and Systems, vol. E80-D, no. 4, pp. 455–464, 1997.
- H. Lim and E. E. Swartzlander Jr., “Multidimensional systolic arrays for the implementation of discrete Fourier transforms,” IEEE Transactions on Signal Processing, vol. 47, no. 5, pp. 1359–1370, 1999.
- S. He and M. Torkelson, “A systolic array implementation of common factor algorithm to compute DFT,” in Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks, pp. 374–381, Tokyo, Japan, 1994.
- K. J. Jones, “High-throughput, reduced hardware systolic solution to prime factor discrete fourier transform algorithm,” IEE Proceedings E, vol. 137, no. 3, pp. 191–196, 1990.
- J. A. Beraldin, T. Aboulnasr, and W. Steenaart, “Efficient one-dimensional systolic array realization of the discrete Fourier transform,” IEEE Transactions on Circuits and Systems, vol. 36, no. 1, pp. 95–100, 1989.
- A. Alsolaim, Dynamically reconfigurable architecture for third generation mobile systems, Ph.D. thesis, Ohio University, 2002.
- E. Grayver and B. Daneshrad, “A reconfigurable 8 GOP ASIC architecture for high-speed data communications,” IEEE Journal on Selected Areas in Communications, vol. 18, no. 11, pp. 2161–2171, 2000.
- S. Wallner, “A configurable system-on-chip architecture for embedded and real-time applications: concepts, design and realization,” Journal of Systems Architecture, pp. 350–367, 2005.
- H. Ho, V. Szwarc, and T. Kwasniewski, “Hardware optimization of a configurable polyphase-FFT design using common sub-expression elimination,” in Proceedings of the MWSCAS/NEWCAS Conference, pp. 5–8, August 2007.
- H. Ho, V. Szwarc, and T. Kwasniewski, “A reconfigurable systolic array SoC design for multicarrier wireless applications,” in Proceedings of the Midwest Symposium on Circuits and Systems (MWSCAS '08), August 2008.
- Xilinx Corporation, http://www.xilinx.com.