Table 2: Throughput and complex multiplier requirements for reconfigurable DFT implementations.

ArchitectureNumber of complex Multipliers Throughput: Clk. Cycles per point DFT Constraints on

2D Systolic [24]
Base-4 [21]
Modular [19]
CSoC [29]
RADComm [28]
RSA [Proposed]