Figure 1:
Automatic heterogenerous design flow.