Figure 3:
Workflow of multi-FPGA MPSoC.