Figure 9:
Performace monitoring network on each FPGA.