International Journal of Reconfigurable Computing
Volume 2009 (2009), Article ID 631490, 14 pages
doi:10.1155/2009/631490
Research Article

An Automatic Design Flow for Data Parallel and Pipelined Signal Processing Applications on Embedded Multiprocessor with NoC: Application to Cryptography

Xinyu Li and Omar Hammami

Laboratory of Electronics and Computer Engineering, ENSTA ParisTech, 32 boulevard Victor, 75739 Paris, France

Received 17 June 2009; Accepted 9 September 2009

Academic Editor: Andres Garcia

Copyright © 2009 Xinyu Li and Omar Hammami. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. http://www.itrs.net/.
  2. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kauffmann, Boston, Mass, USA, 4th edition, 2006.
  3. D. Culler, J. P. Singh, and A. Gupta, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann, Boston, Mass, USA, 1999.
  4. A. A. Jerraya and W. Wolf, Multiprocessor Systems-on-Chip, Morgan Kaufman, Boston, Mass, USA, 2004.
  5. L. Benini and G. De Micheli, Networks on Chips: Technology and Tools, Morgan Kaufmann, Boston, Mass, USA, 2006.
  6. M. Ito, T. Hattori, Y. Yoshida, et al., “An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler,” in Proceedings of IEEE International Solid State Circuits Conference (ISSCC '08), pp. 90–598, San Francisco, Calif, USA, February 2008. View at Publisher · View at Google Scholar
  7. “ARM 11 MPCore,” http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html.
  8. “MIPS32®1004KTM Core,” http://www.mips.com/products/processors/32-64-bit-cores/mips32-1004k.
  9. S. Shibahara, M. Takada, T. Kamei, et al., “SH-X3: SuperH multi-core for embedded systems,” in Proceedings of the 19th Symposium on High Performance Chips (Hot Chips '07), Stanford, Calif, USA, August 2007.
  10. “Texas Instruments Multicore Fact Sheet SC-07175”.
  11. “Texas Instruments TMS320C6474 Multicore DSP SPRS552,” October 2008.
  12. “Texas Instruments TMS320VC5441 Fixed-Point DSP data manual SPRS122F,” October 2008.
  13. “QorIQTM P4080 Communications Processor,” http://www.freescale.com/webapp/sps/site/overview.jsp?nodeId=0162468rH3bTdG25E4.
  14. T. Miyamori, “Venezia: a scalable multicore subsystem for multimedia applications,” in Proceedings of the 8th International Forum on Application-Specific Multi-Processor SoC, Aachen, Germany, June 2008.
  15. Y. Ahn, K. Han, G. Lee, et al., “SoCDAL: system-on-chip design accelerator,” ACM Transactions on Design Automation of Electronic Systems, vol. 13, no. 1, pp. 17.1–17.38, 2008. View at Publisher · View at Google Scholar
  16. H. Nikolov, M. Thompson, T. Stefanov, et al., “Daedalus: toward composable multimedia MP-SoC design,” in Proceedings of the 45th Design Automation Conference (DAC '08), pp. 574–579, Anaheim, Calif, USA, June 2008. View at Publisher · View at Google Scholar
  17. C. Haubelt, T. Schlichter, J. Keinert, and M. Meredith, “SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models,” in Proceedings of the 45th Design Automation Conference (DAC '08), pp. 580–585, Anaheim, Calif, USA, June 2008. View at Publisher · View at Google Scholar
  18. R. Ben Mouhoub and O. Hammami, “MOCDEX: multiprocessor on chip multiobjective design space exploration with direct execution,” EURASIP Journal of Embedded Systems, vol. 2006, Article ID 54074, 14 pages, 2006. View at Publisher · View at Google Scholar
  19. http://www.eve-team.com/.
  20. http://www.xilinx.com/.
  21. http://www.arteris.com/.
  22. http://www.impulsec.com/.
  23. M. O. Cheema, L. Lacassagne, and O. Hammami, “System-platforms-based systemC TLM design of image processing chains for embedded applications,” EURASIP Journal of Embedded Systems, vol. 2007, Article ID 71043, 14 pages, 2007. View at Publisher · View at Google Scholar
  24. O. Hammami, Z. Wang, V. Fresse, and D. Houzet, “A case study: quantitative evaluation of C-based high-level synthesis systems,” EURASIP Journal of Embedded Systems, vol. 2008, Article ID 685128, 13 pages, 2008. View at Publisher · View at Google Scholar
  25. Z. Wang and O. Hammami, “C-based hardware-accelerator coprocessing for SOC an quantitative area-performance evaluation,” in Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS '08), pp. 522–525, Saint Julians, Malta, August-September 2008. View at Publisher · View at Google Scholar
  26. “Open core protocol specification, release 2.2,” OCP-International Partnership, 2008.
  27. FIPS 46-3, “Data Encryption Standard (DES),” National Institute of Standards and Technology, October 1999.
  28. FIPS 197, “Advanced Encryption Standard (AES),” National Institute of Standards and Technology, November 2001.
  29. “Recommendation for block cipher modes of operation-methods and techniques,” NIST Special Publication 800-38A 2001 Edition.
  30. P. Kitsos, S. Goudevenos, and O. Koufopavlou, “VLSI omplementations of the triple-DES block cipher,” in Proceedings of the 10th IEEE International Conference on Electronics, Circuits and Systems (ICECS '03), vol. 1, pp. 76–79, Shariqah, United Arab Emirates, December 2003. View at Publisher · View at Google Scholar
  31. “High performance DES and triple-DES cores for Xilinx FPGA,” Helion Technology, 2003.
  32. V. Pasham and S. Trimberger, “High-speed DES and triple-DES encryptor-decryptor,” Xilinx Inc., August 2001.