Copyright © 2009 Gabriel Caffarena et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

1. K.-I. Kum and W. Sung, “Combined word-length optimization and high-level synthesis of digital signal processing systems,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 8, pp. 921–930, 2001. View at Publisher · View at Google Scholar · View at Scopus
2. G. Constantinides, P. Cheung, and W. Luk, “Heuristic datapath allocation for multiple wordlength systems,” in Proceedings of the Conference on Design, Automation, and Test in Europe (DATE '01), pp. 791–796, Munich, Germany, 2001.
3. J. Cong, Y. Fan, G. Han, et al., “Bitwidth-aware scheduling and binding in high-level synthesis,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC '05), pp. 856–861, Shanghai, China, 2005.
4. G. Caffarena, G. A. Constantinides, P. Y. K. Cheung, C. Carreras, and O. Nieto-Taladriz, “Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits,” IEEE Transactions on Circuits and Systems II, vol. 53, no. 5, pp. 339–343, 2006. View at Publisher · View at Google Scholar · View at Scopus
5. S. A. Wadekar and A. C. Parker, “Accuracy sensitive word-length selection for algorithm optimization,” in Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '98), pp. 54–61, San Jose, Calif, USA, 1998.
6. G. Caffarena, J. A. López, C. Carreras, and O. Nieto-Taladriz, “High-level synthesis of multiple word-length DSP algorithms using heterogeneous-resource FPGAS,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 675–678, Madrid, Spain, 2006. View at Publisher · View at Google Scholar
7. A. Nayak, M. Haldar, A. Choudhary, and P. Banerjee, “Accurate area and delay estimators for FPGAs,” in Proceedings of the 39th Design Automation Conference (DAC '02), pp. 862–869, New Orleans, La, USA, June 2002.
8. C.-S. Bouganis, G. A. Constantinides, and P. Y. K. Cheung, “A novel 2D filter design methodology for heterogeneous devices,” in Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '05), pp. 13–22, Napa, Calif, USA, April 2005. View at Publisher · View at Google Scholar
9. X. Liang, J. S. Vetter, M. C. Smith, and A. S. Bland, “Balancing FPGA resource utilities,” in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '05), pp. 156–162, Las Vegas, Nev, USA, June 2005.
10. A. M. Smith, G. A. Constantinides, and P. Y. K. Cheung, “Fused-arithmetic unit generation for reconfigurable devices using common subgraph extraction,” in Proceedings of the International Conference on Field Programmable Technology (FPT '07), pp. 105–112, Kitakyushu, Japan, December 2007. View at Publisher · View at Google Scholar
11. R. Rocher, D. Menard, N. Herve, and O. Sentieys, “Fixed-point configurable hardware components,” EURASIP Journal of Embedded Systems, vol. 2006, Article ID 23197, 13 pages, 2006. View at Publisher · View at Google Scholar
12. N. Hervé, D. Ménard, and O. Sentieys, “About the importance of operation grouping procedures for multiple word-length architecture optimizations,” in Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC '07), pp. 191–200, March 2007.
13. G. De Michelli, Synthesis and Optimization of Digital Circuits, Electrical and Computer Engineering series, McGraw-Hill, New York, NY, USA, 1994.
14. M.-A. Cantin, Y. Savaria, D. Prodanos, and P. Lavoie, “An automatic word length determination method,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '01), vol. 5, pp. 53–56, Sydney, Australia, May 2001.
15. G. A. Constantinides, P. Y. K. Cheung, and W. Luk, “Wordlength optimization for linear digital signal processing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 10, pp. 1432–1442, 2003. View at Publisher · View at Google Scholar · View at Scopus
16. M. Holzer, B. Knerr, P. Belanoviç, and M. Rupp, “Efficient design methods for embedded communication systems,” EURASIP Journal of Embedded Systems, vol. 2006, Article ID 64913, 2006. View at Publisher · View at Google Scholar
17. G. Caffarena, J. A. López, C. Carreras, and O. Nieto-Taladriz, “Optimized implementation of DSP cores on FPGAs using logic-based and embedded resources,” in Proceedings of the International Symposium on System-On-Chip (SoC '06), pp. 103–106, Tampere, Finland, November 2006.
18. R. Enzler, T. Jeger, D. Cottet, and G. Tröster, “High-level area and performance estimation of hardware building blocks on FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FBL '00), pp. 525–534, Villach, Austria, August 2000.
19. K. Schoofs, G. Goossens, and H. De Man, “Bit-alignment in hardware allocation for multiplexed DSP architectures,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '93), pp. 289–293, October 1993.
20. S. Kirkpatrick, C. D. Gelatt Jr., and M. P. Vecchi, “Optimization by simulated annealing,” Science, vol. 220, no. 4598, pp. 671–680, 1983. View at Scopus
21. N. Benvenuto, M. Marchesi, and A. Uncini, “Applications of simulated annealing for the design of special digital filters,” IEEE Transactions on Signal Processing, vol. 40, no. 2, pp. 323–332, 1992. View at Publisher · View at Google Scholar · View at Scopus
22. H. Orsila, T. Kangas, E. Salminen, and T. D. Hämäläinen, “Parameterizing simulated annealing for distributing task graphs on multiprocessor SoCs,” in Proceedings of the International Symposium on System-On-Chip (SoC '06), pp. 1–4, Tampere, Finland, November 2006. View at Publisher · View at Google Scholar
23. M. Lopez-Vallejo, J. Grajal, and J. Lopez, “Constraintdriven system partitioning,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '00), pp. 411–416, Paris, France, March 2000.
24. S. Y. Ohm, F. J. Kurdahi, and N. D. Dutt, “A unified lower bound estimation technique for high-level synthesis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 5, pp. 458–472, 1997. View at Scopus
25. G. Caffarena, J. A. López, G. Leyva, C. Carreras, and O. Nieto-Taladriz, “Optmized architectural synthesis of fixed-point datapaths,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '08), pp. 85–90, Cancun, Mexico, 2008.
26. M. López-Vallejo and J. C. López, “On the hardware-software partitioning problem: System modeling and partitioning techniques,” ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 8, no. 3, pp. 269–297, 2003.
27. J. A. López, G. Caffarena, C. Carreras, and O. Nieto-Taladriz, “Fast and accurate computation of the round-off noise of linear time-invariant systems,” IET Circuits, Devices and Systems, vol. 2, no. 4, pp. 393–408, 2008. View at Publisher · View at Google Scholar · View at Scopus
28. M.-A. Cantin, Y. Savaria, and P. Lavoie, “A comparison of automatic word length optimization procedures,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '02), vol. 2, pp. 612–615, May 2002.
29. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, John Wiley & Sons, New York, NY, USA, 1999.
30. K.-I. Kum, J. Kang, and W. Sung, “AUTOSCALER for C: an optimizing floating-point to integer C program converter for fixed-point digital signal processors,” IEEE Transactions on Circuits and Systems II, vol. 47, no. 9, pp. 840–848, 2000. View at Publisher · View at Google Scholar · View at Scopus
31. G. Caffarena, Combined word-length allocation and high-level synthesis of digital signal processing circuits, Ph.D. dissertation, Universidad Politécnica de Madrid, Madrid, Spain, 2008.