Analysis and Design of a Context Adaptable SAD/MSE Architecture
Figure 10
(a) Systolic array architecture for block computation (). Current pixels are stored in-place and reference pixels from blocks (, etc.) are fed into the array. D represents a single clock cycle delay. (b) Design of “light” PE. It is shown as two modules: and .