Research Article

Analysis and Design of a Context Adaptable SAD/MSE Architecture

Figure 14

Latency and throughput of proposed architecture for various block sizes.
789592.fig.0014