A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 1

Conflicts per thousand accesses for a shared-bus interconnect as more cores are made active and the delay of interconnect increases for a workload consisting of random SPEC applications.