Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 10

Area overhead of modified queues over base queues.
205852.fig.0010