Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 11

Intercluster logic between two clusters.
205852.fig.0011