A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors
Figure 12
(a) Four cores and possible communication pairs; (b) example of annotations in splash benchmarks based upon expected communication patterns among thread pairs; (c) resulting scheduling decisions and policy selection between clusters.
