International Journal of Reconfigurable Computing

Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 13

Miss rates and accesses per thousand instructions for considered SPEC benchmarks.
205852.fig.0013