International Journal of Reconfigurable Computing

Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 15

Factors behind Performance Improvement Shown in Figure 14(c).
205852.fig.0015