Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 16

The system architecture used for full-system mode simulation.
205852.fig.0016