Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 19

Profiling results for upgrade requests.
205852.fig.0019