International Journal of Reconfigurable Computing

Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 21

Improvement in average latency for different type of L2 cache requests-LU factorization.
205852.fig.0021