Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 22

Improvement in average latency for different type of L2 cache requests-FFT.
205852.fig.0022