Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures
Figure 11
Number of registers (a), LUTs (b), and links (c) used for DRAFT, fat-tree, and mesh implementations in a Xilinx Virtex5 depending on the number of connected CEs.
