Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures

Figure 15

Influence of the flit sizes over the hardware resources (registers (a) and LUTs (b)) and the latencies (c) with a data rate of 400 Mbit/s per CE.

(a)

(b)

(c)