Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures

Figure 16

Influence of the buffer depths over the hardware resources (registers (a) and LUTs (b)) and the latencies (c) with a data rate of 800 Mbit/s per CE.

(a)

(b)

(c)