Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures

Figure 9

Implementation of DRAFT as a central column interconnecting CEs which are located into both halves of the FPGA.