Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs
Figure 10
(a) Resource utilization in terms of # of slices, flip flops, and LUTs for various filters using add and shift method (this paper). (b) Performance implementation results (Msps) for various filters using add and shift method (this paper) versus parallel distributed arithmetic.
