Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs

Figure 12

Comparison of power consumption for add and shift (this paper) relative to that for the DA showing up to 50% reduction in dynamic power consumption.