Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs
Figure 13
Resource utilization and performance implementation results for various filters using add and shift method (this paper) versus MAC method on Virtex IV. (a) Resource utilization in terms of no. of slices and DSP blocks presented in logarithmic scale. (b) Performance (Msps).
