Research Article

Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs

Figure 2

Constant multipliers of Figure 1(b) replaced by constant coefficient multiplier block.
697625.fig.002