Research Article
Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs
Figure 7
The fastest possible tree is formed and a synchronizing register is inserted, such that new values for the inputs can be read in every clock cycle.