AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC : Figure 1

Figure 1: Using AADL (a) to model (b) analyse and (c) generate code for complex MPSoC.