425401.fig.007
Figure 7: An AADL package defining the dynamically configurable zone of the Virtex 5 FPGA.