AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC : Figure 7

Figure 7: An AADL package defining the dynamically configurable zone of the Virtex 5 FPGA.