A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs

Figure 12

Dynamic power consumption for Virtex II Pro (a) and Virtex 4 (b). These measurements were taken using running hardware systems described in Section 5.

(a)

(b)