Research Article

Reduced-Precision Redundancy on FPGAs

Figure 7

of the FIR filter design for several bit widths and using two failure rates.
897189.fig.007