Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms

Figure 1

Layout of template-based, generic bitstreams for one, four, and eight reconfigurable regions (RRs) and the static region (SR).