Research Article

Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms

Figure 10

Vector Engine with 4 functional units (RRs) and three RMs.
127302.fig.0010