Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms

Figure 3

(a) Wrapper-contained RR, (b) Self-contained RR, (c) and (d) no-MPE RRs. (Gray means static and white means dynamic).

(a)

(b)

(c)

(d)