International Journal of Reconfigurable Computing

Research Article

Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms

Figure 5

Placement of the reset SRL within the RR.
127302.fig.005