International Journal of Reconfigurable Computing

Research Article

A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance

Figure 2

Architectural support for fast data relay at the PE level.
163542.fig.002