A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance

<table class="table-group" width="800px"><tr class="fig-image" id="a"><td><img alt="163542.fig.009a" src="https://static.hindawi.com/articles/ijrc/volume-2012/163542/figures/163542.fig.009a.jpg"/></td></tr><tr class="fig-caption"><td align="center"><table><tr><td><b>(a) </b>Weak inter-iteration dependency</td></tr></table></td></tr><tr class="fig-image" id="b"><td><img alt="163542.fig.009b" src="https://static.hindawi.com/articles/ijrc/volume-2012/163542/figures/163542.fig.009b.jpg"/></td></tr><tr class="fig-caption"><td align="center"><table><tr><td><b>(b) </b>Strong inter-iteration dependency</td></tr></table></td></tr><tr class="fig-image" id="c"><td><img alt="163542.fig.009c" src="https://static.hindawi.com/articles/ijrc/volume-2012/163542/figures/163542.fig.009c.jpg"/></td></tr><tr class="fig-caption"><td align="center"><table><tr><td><b>(c) </b>Downtown effect</td></tr></table></td></tr></table>

<table>Different benchmark DFGs and downtown effect.</table>

International Journal of Reconfigurable Computing

fig9

Figure 9

Figure 9: A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance 