Research Article
Redesigned-Scale-Free CORDIC Algorithm Based FPGA Implementation of Window Functions to Minimize Area and Latency
Table 3
Complexity comparison of proposed design with existing design variants.
| ||||||||||||||||||||||||||||||||||||||||
1Latency is defined in terms of number of pipelining stages required by the design. 2The gate count of the proposed design is 34739. 3The latency of the proposed design is 10. |