Configurable Transmitter and Systolic Channel Estimator Architectures for Data-Dependent Superimposed Training Communications Systems

<table>MSE performance of the SYSDCE hardware for 300 Monte Carlo trials.</table>

International Journal of Reconfigurable Computing

Figure 14: Configurable Transmitter and Systolic Channel Estimator Architectures for Data-Dependent Superimposed Training Communications Systems 