Research Article

Configurable Transmitter and Systolic Channel Estimator Architectures for Data-Dependent Superimposed Training Communications Systems

Figure 5

Hardware-efficient 4/16/64-QAM mapper with ST/DDST incorporated.
236372.fig.005