Object Recognition and Pose Estimation on Embedded Hardware: SURF-Based System Designs Accelerated by FPGA Logic

Figure 3

𝐷_𝑥𝑥, 𝐷_𝑦𝑦, and 𝐷_𝑥𝑦 filters of size 9×9.