Journals
Publish with us
Publishing partnerships
About us
Blog

International Journal of Reconfigurable Computing

For authors For reviewers For editors Table of Contents

International Journal of Reconfigurable Computing/
2012/
Article/
Fig 6 /

Research Article

A Hardware-Accelerated ECDLP with High-Performance Modular Multiplication

Figure 6

System architecture.

439021.fig.006

About Us
Contact us
Partnerships
Blog

Journals
Article Processing Charges
Print editions

Authors
Editors
Reviewers
Partnerships

Hindawi XML Corpus
Open Archives Initiative
Fraud prevention

Follow us:

Terms of Service

Responsible Disclosure Policy

Modern slavery statement

Cookie Preferences