Journals
Publish with us
Publishing partnerships
About us
Blog
International Journal of Reconfigurable Computing
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
International Journal of Reconfigurable Computing
/
2012
/
Article
/
Fig 7
/
Research Article
A Hardware-Accelerated ECDLP with High-Performance Modular Multiplication
Figure 7
Vectorized point addition datapath with microinstruction sequencer.
