Journals
Publish with us
Publishing partnerships
About us
Blog
International Journal of Reconfigurable Computing
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
International Journal of Reconfigurable Computing
/
2012
/
Article
/
Fig 4
/
Research Article
Exploring Many-Core Design Templates for FPGAs and ASICs
Figure 4
The hand-optimized A-core cluster. This example contains four tiles and three lanes and uses two RAM read ports per tile. “GS” stands for graph sampler.
