Research Article

Exploring Many-Core Design Templates for FPGAs and ASICs

Table 3

Scaled GPGPU design for 65 nm process.

Problem Per-iteration time Scaled per-iteration time
40 nm ( s) 65 nm ( s)

32-Node 21.0 174
37-Node 37.8 312