Throughput Analysis for a High-Performance FPGA-Accelerated Real-Time Search Application

<table>Best case (0 hits) average access time for a Bloom filter with <svg height="7.9499998" id="M262" style="vertical-align:-0.1638pt" version="1.1" viewbox="0 0 13.5375 7.9499998" width="13.5375" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,7.675)"><path d="M766 88q-40 -45 -83.5 -72.5t-63.5 -27.5q-39 0 -16 103l49 224q15 68 -10 68q-36 0 -112.5 -78.5t-105.5 -133.5q-27 -101 -38 -165q-35 -4 -77 -18l-6 6q42 153 70 288q12 55 10 78t-19 23q-38 0 -114 -80.5t-101 -131.5q-24 -68 -41 -165q-36 -3 -76 -18l-8 6
q56 202 87 347q7 33 -3 33q-8 0 -31.5 -17.5t-41.5 -35.5l-12 28q42 45 84 72t63 27q44 0 10 -124l-20 -75h2q92 121 193 178q36 21 64 21q62 0 28 -159l-8 -37h2q50 67 103.5 112t94.5 65q39 19 62 19q60 0 23 -156l-45 -189q-9 -39 2 -39q17 0 71 49z" id="x1D45A"></path></g>
</svg> banks and <svg height="7.9499998" id="M263" style="vertical-align:-0.1638pt" version="1.1" viewbox="0 0 8.6625004 7.9499998" width="8.6625004" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,7.675)"><use xlink:href="#x1D45B"></use></g>
</svg> access ports, <svg height="15.5125" id="M264" style="vertical-align:-3.276pt" version="1.1" viewbox="0 0 52.362499 15.5125" width="52.362499" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,11.363)"><path d="M600 0h-557v24l268 633l28 8l261 -641v-24zM497 50l-194 489l-196 -489h390z" id="x394"></path></g><g transform="matrix(.017,-0,0,-.017,10.959,11.363)"><path d="M324 430l-26 -36l-112 -4l-55 -265q-13 -66 7 -66q13 0 44.5 20t50.5 40l17 -24q-38 -40 -85.5 -73.5t-87.5 -33.5q-50 0 -21 138l55 262h-80l-2 8l25 34h66l25 99l78 63l10 -9l-37 -153h128z" id="x1D461"></path></g>
<g transform="matrix(.012,-0,0,-.012,16.75,15.45)"><path d="M594 511q0 -122 -171 -157l1 -2q158 -33 158 -159q0 -52 -34.5 -95t-90.5 -65q-76 -33 -217 -33h-223l8 28q63 5 79.5 19t26.5 72l83 426q9 48 -2.5 60t-77.5 17l6 28h259q195 0 195 -139zM499 509q0 59 -37 83t-91 24q-36 0 -51 -9q-17 -9 -22 -44l-35 -195h62
q82 0 128 37t46 104zM481 199q0 71 -48 102.5t-121 31.5h-56l-37 -201q-11 -58 7.5 -77t80.5 -19q76 0 125 44.5t49 118.5z" id="x1D435"></path></g>
<g transform="matrix(.017,-0,0,-.017,29.437,11.363)"><path d="M535 323h-483v50h483v-50zM535 138h-483v50h483v-50z" id="x3D"></path></g><g transform="matrix(.017,-0,0,-.017,44.141,11.363)"><use xlink:href="#x31"></use></g>
</svg>, <svg height="15.7125" id="M265" style="vertical-align:-3.43843pt" version="1.1" viewbox="0 0 53.412498 15.7125" width="53.412498" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,11.363)"><use xlink:href="#x394"></use></g><g transform="matrix(.017,-0,0,-.017,10.959,11.363)"><use xlink:href="#x1D461"></use></g>
<g transform="matrix(.012,-0,0,-.012,16.75,15.45)"><path d="M682 629q-1 -16 -1.5 -72t-2.5 -86l-31 -4q-5 92 -51 129t-139 37q-100 0 -177 -49t-116 -125t-39 -162q0 -122 66 -201t182 -79q83 0 137 42.5t112 128.5l26 -15q-12 -31 -42.5 -88t-45.5 -75q-139 -27 -199 -27q-148 0 -243 81.5t-95 226.5q0 173 129.5 274.5
t325.5 101.5q114 0 204 -38z" id="x1D436"></path></g>
<g transform="matrix(.017,-0,0,-.017,30.488,11.363)"><use xlink:href="#x3D"></use></g><g transform="matrix(.017,-0,0,-.017,45.174,11.363)"><path d="M285 378v-2q65 -13 102 -54.5t37 -97.5q0 -57 -30.5 -104.5t-74 -75t-85.5 -42t-72 -14.5q-31 0 -59.5 11t-40.5 23q-19 18 -16 36q1 16 23 33q13 10 24 0q58 -51 124 -51q55 0 88 40t33 112q0 64 -39 96.5t-88 32.5q-29 0 -64 -11l-6 29q77 25 118 57.5t41 84.5
q0 45 -26.5 69.5t-68.5 24.5q-67 0 -120 -79l-20 20l43 63q51 56 127 56h1q66 0 107 -37t41 -95q0 -42 -31 -71q-22 -23 -68 -54z" id="x33"></path></g>
</svg>.</table>

International Journal of Reconfigurable Computing

fig7

Figure 7

Figure 7: Throughput Analysis for a High-Performance FPGA-Accelerated Real-Time Search Application 