An Evaluation of an Integrated On-Chip/Off-Chip Network for
High-Performance Reconfigurable Computing

<table>A variable sized array of MAcc units.</table>

International Journal of Reconfigurable Computing

Figure 13: An Evaluation of an Integrated On-Chip/Off-Chip Network for
High-Performance Reconfigurable Computing 